[Twisted-Python] verilog simulation calling out to twisted